Synopsys, Inc.
Mountain View, CA 94043
Share:
Latest CODE V 11.3 Optical Design Software Comes with CAD Model Support
Offers two freeform surface shapes: Q2D Freeform Asphere and Extended Fringe Zernike. Features SpecBuilder that helps designers track and communicate whether project specifications and goals meet optical system designs. Extends optical engineering leadership with enhanced optomechanical product design and visualization.
Read More »
Latest CODE V 11.3 Optical Design Software Comes with CAD Model Support
Offers two freeform surface shapes: Q2D Freeform Asphere and Extended Fringe Zernike. Features SpecBuilder that helps designers track and communicate whether project specifications and goals meet optical system designs. Extends optical engineering leadership with enhanced optomechanical product design and visualization.
Read More »
Calterah Semiconductor's Automotive Radar SoC Enters Mass Production Using Synopsys DesignWare ARC Processor IP
ISO 26262 ASIL Compliant ARC EM Processor IP Enables Calterah to Accelerate Safety Certification for Next-Generation Millimeter Wave Radar Chip MOUNTAIN VIEW, California and SHANGHAI, Dec. 12, 2019 /PRNewswire/ -- Highlights Calterah's new Alps chip series includes four transmitter channels at most, four receiver channels, a highly configurable waveform generator, and an integrated...
Read More »
Calterah Semiconductor's Automotive Radar SoC Enters Mass Production Using Synopsys DesignWare ARC Processor IP
ISO 26262 ASIL Compliant ARC EM Processor IP Enables Calterah to Accelerate Safety Certification for Next-Generation Millimeter Wave Radar Chip MOUNTAIN VIEW, California and SHANGHAI, Dec. 12, 2019 /PRNewswire/ -- Highlights Calterah's new Alps chip series includes four transmitter channels at most, four receiver channels, a highly configurable waveform generator, and an integrated...
Read More »
Synopsys and TSMC Collaborate for Certification on 5nm Process Technologies to Address Next-Generation HPC, Mobile Design Requirements
Enhancements in Design and Verification Tools Target Gains in Performance and Ultra-low Power MOUNTAIN VIEW, California, Nov. 25, 2019 /PRNewswire/ -- Highlights: Tools certified for the latest version of TSMC's N5/N5P DRM and SPICE model Synopsys power optimization enabled to support ultra-low power requirement of mobile devices Implementation vs. signoff correlation, certified for timing and...
Read More »
Synopsys and TSMC Collaborate for Certification on 5nm Process Technologies to Address Next-Generation HPC, Mobile Design Requirements
Enhancements in Design and Verification Tools Target Gains in Performance and Ultra-low Power MOUNTAIN VIEW, California, Nov. 25, 2019 /PRNewswire/ -- Highlights: Tools certified for the latest version of TSMC's N5/N5P DRM and SPICE model Synopsys power optimization enabled to support ultra-low power requirement of mobile devices Implementation vs. signoff correlation, certified for timing and...
Read More »
New VC LP Solution for Low-power Signoff and Static Verification
Includes SAM based methodology, which enabled to achieve up to 5X performance gains and up to 6X less memory footprint with the same QoR. Contains machine learning-enabled analysis technology for improved QoR and high debugability. Reduces the overall turnaround time for verification signoff to ensure that subtle bugs do not escape into silicon.
Read More »
New VC LP Solution for Low-power Signoff and Static Verification
Includes SAM based methodology, which enabled to achieve up to 5X performance gains and up to 6X less memory footprint with the same QoR. Contains machine learning-enabled analysis technology for improved QoR and high debugability. Reduces the overall turnaround time for verification signoff to ensure that subtle bugs do not escape into silicon.
Read More »
Synopsys DesignWare ARC Data Fusion IP Subsystem Incorporated by Himax in Their Artificial Intelligence WiseEye ASIC
Always-On Sensing ASIC Enables Machine Learning for Ultra-Low Power Applications MOUNTAIN VIEW, Calif., Nov. 12, 2019 /PRNewswire/ -- Highlights: Himax WiseEye ASIC platform is optimized for application developers deploying machine learning on battery-powered AIoT devices Synopsys DesignWare ARC Data Fusion IP Subsystem with audio software library, tightly coupled pulse density modulation (PDM),...
Read More »
Synopsys DesignWare ARC Data Fusion IP Subsystem Incorporated by Himax in Their Artificial Intelligence WiseEye ASIC
Always-On Sensing ASIC Enables Machine Learning for Ultra-Low Power Applications MOUNTAIN VIEW, Calif., Nov. 12, 2019 /PRNewswire/ -- Highlights: Himax WiseEye ASIC platform is optimized for application developers deploying machine learning on battery-powered AIoT devices Synopsys DesignWare ARC Data Fusion IP Subsystem with audio software library, tightly coupled pulse density modulation (PDM),...
Read More »