Share:
Latest DesignWare CXL IP Software Operates at 32GT/s with 512-bit Data Width
Supports AMBA CXS protocol to enable seamless integration with scalable Arm Neoverse Coherent Mesh Network. Extended capabilities across Arm-based SoCs requiring cache coherency and fast chip-to-chip interconnects. Delivers extremely low-latency and high-bandwidth.
Read More »Latest DesignWare CXL IP Software Operates at 32GT/s with 512-bit Data Width
Supports AMBA CXS protocol to enable seamless integration with scalable Arm Neoverse Coherent Mesh Network. Extended capabilities across Arm-based SoCs requiring cache coherency and fast chip-to-chip interconnects. Delivers extremely low-latency and high-bandwidth.
Read More »New EM22FS Functional Safety Processor IP is ISO 26262 ASIL D Compliant
Offers integrated safety-critical hardware features such as dual-core lockstep, error-correcting code, and safety monitors, facilitate chip-level safety certification. Includes comprehensive safety documents such as failure modes, effects and diagnostic analysis (FMEDA), Safety Manual, Safety Case Report, ISO 26262 Functional Safety Assessment Report, and other safety-related documents. Developed...
Read More »New EM22FS Functional Safety Processor IP is ISO 26262 ASIL D Compliant
Offers integrated safety-critical hardware features such as dual-core lockstep, error-correcting code, and safety monitors, facilitate chip-level safety certification. Includes comprehensive safety documents such as failure modes, effects and diagnostic analysis (FMEDA), Safety Manual, Safety Case Report, ISO 26262 Functional Safety Assessment Report, and other safety-related documents. Developed...
Read More »
Synopsys ASIP Designer Tool has Ability to Export Processor's Simulation Model with SystemC Interfaces
ASIP Designer helps NSITEXE to optimize the processors multicore architecture and automatically generate software development kits. Allowed NSITEXE to specify the desired processor architecture in a high-level language at the abstraction level of a programmer's manual. Automatically configures the SDK containing a cycle-accurate instruction-set simulator, assembler, linker, debugger and C/C++...
Read More »
Synopsys ASIP Designer Tool has Ability to Export Processor's Simulation Model with SystemC Interfaces
ASIP Designer helps NSITEXE to optimize the processors multicore architecture and automatically generate software development kits. Allowed NSITEXE to specify the desired processor architecture in a high-level language at the abstraction level of a programmer's manual. Automatically configures the SDK containing a cycle-accurate instruction-set simulator, assembler, linker, debugger and C/C++...
Read More »Synopsys and Nestwave Collaborate to Develop a Low-power Geolocation IP Solution for IoT Modems
Combination of Synopsys' ARC IoT Communications IP Subsystem with Nestwave's Geolocation IP Eliminates the Need for a Dedicated Positioning Chipset Highlights: Nestwave's low-power geolocation solution incorporates Synopsys DesignWare ARC IoT Communications IP Subsystem with integrated ARC EM9D Processor IP ARC EM9D processor and custom instruction extensions provide performance boosts for...
Read More »Synopsys and Nestwave Collaborate to Develop a Low-power Geolocation IP Solution for IoT Modems
Combination of Synopsys' ARC IoT Communications IP Subsystem with Nestwave's Geolocation IP Eliminates the Need for a Dedicated Positioning Chipset Highlights: Nestwave's low-power geolocation solution incorporates Synopsys DesignWare ARC IoT Communications IP Subsystem with integrated ARC EM9D Processor IP ARC EM9D processor and custom instruction extensions provide performance boosts for...
Read More »New Integrated Solution Leverages Virtual Prototyping Technologies Including Virtualizer, Silver, TestWeaver and SaberRD
Support the needs of EV design which includes EV model libraries for power electronic, microcontrollers and AUTOSAR components. Enables more productive development and rapid scaling of test activities by removing the dependency on a physical hardware set up. Includes debug, analysis and test functionality to support functional safety, HW/SW debug, variation analysis, coverage analysis and...
Read More »New Integrated Solution Leverages Virtual Prototyping Technologies Including Virtualizer, Silver, TestWeaver and SaberRD
Support the needs of EV design which includes EV model libraries for power electronic, microcontrollers and AUTOSAR components. Enables more productive development and rapid scaling of test activities by removing the dependency on a physical hardware set up. Includes debug, analysis and test functionality to support functional safety, HW/SW debug, variation analysis, coverage analysis and...
Read More »