Altera Corp.
San Jose, CA 95134
Share:
Altera and eCosCentric Announce eCosPro Support for Nios II Embedded Processor
SAN JOSE, Calif., July 9 / / -- Altera Corporation (NASDAQ:ALTR) and eCosCentric Limited today announced the availability of the eCosPro(R) real-time operating system (RTOS) for Altera's Nios(R) II embedded processor, the world's most versatile soft-core processor. The combination of the Nios II embedded processor and the eCosPro RTOS meets the needs of a wide range of applications, including...
Read More »NEC Chooses Altera Stratix II GX FPGAs for New ExpEther Interface Technology
PCI Express-to-Gigabit Ethernet Interface to be Demonstrated at INTEROP Tokyo and HOT CHIPS Symposium SAN JOSE, Calif., June 18 / - Altera Corporation announced today that Tokyo-based NEC System Platforms Research Laboratories has selected Altera's transceiver-based StratixÃ-® II GX FPGAs and NiosÃ-® II embedded processor for implementing its new high-speed ExpEther interface. ExpEther is...
Read More »FPGA consumes less than 200 mW standby power.
Part of 65 nm CycloneÃ-® III family, Model EP3C120 offers 5-120 K logic elements, memory up to 4 Mbits, and digital signal processing capabilities. Low power consumption enables unit to address power-sensitive applications or thermally challenging environments where heat generated by device operation cannot easily be dissipated. Applications include wireless communications infrastructure,...
Read More »FPGA's enable users to implement PCIe, GbE, and SRIO.
Tranceiver-based FPGAs Arria(TM) Series GX support PCI Express (PCIe), Gigabit Ethernet (GbE) and Serial RapidIO(TM) (SRIO) standards up to 2.5 Gbps. Features iclude StratixÃ-® GX tranceiver technology, flip-chip packages, software tools, and verified intellectual property (IP) cores. Arria(TM) GX Series range in density from 21,580 to 90,220 logic elements (LEs), are built on TSMC's 90 nm...
Read More »Software hastens compile times, minimizes memory footprint.
QuartusÃ-® II v7.1 lets designers achieve accelerated compile times via place-and-route algorithms while minimizing memory footprint of transceiver-based Arria(TM) GX FPGAs. Along with 64-bit Windows and multi-processor support, software also includes SOPC Builder automated system development tool, GUI, and AvalonÃ-® Streaming interface. Other features include Avalon Memory-Mapped...
Read More »Altera FPGA Replaces 64 DSP Devices in Fairlight's New Media Processing Engine
SAN JOSE, Calif., April 9 // -- Sydney, Australia-based audio production systems expert Fairlight is applying the flexibility and digital signal processing (DSP) advantages of Altera(R) FPGAs to shrink an eight board, 64 DSP device-based design to a single, Stratix(R) FPGA-based PCI card. Our Crystal Core (CC-1) architecture demonstrates how Altera FPGAs deliver superior price-performance for DSP...
Read More »Altera and White Electronic Designs Partner on Specialized Mil/Aero FPGA Packaging
First With Secure, Small Form-Factor Options for Military Applications San Jose, CA and Phoenix, AZ, Nov. 20, 2006-Altera Corporation (NASDAQ: ALTR) and White Electronic Designs Corporation (NASDAQ: WEDC) today announced a partnership that will enable military and aerospace customers access to a broad variety of packaging options for FPGAs that meet the rigorous requirements of defense...
Read More »FPGA/CPLD Development Kits comply with RoHS directive.
Supporting StratixÃ-® II, Stratix II GX, and CycloneÃ-® II FPGA families or MAXÃ-® II CPLDs, RoHS-compliant development kits provide complete design environment that accelerates project creation/implementation. Each kit is available with complete board design files, including schematics, layout, and bill of materials. Specific products include NiosÃ-® II Development Kits, DSP...
Read More »FPGAs feature low power design.
Built on 65 nm process, Stratix III FPGAs support over 40 I/O interface standards. Programmable Power Technology enables every programmable logic array block, DSP block, and memory block to independently operate at high-speed or low-power mode, while Selectable Core Voltage lets designer select 1.1 or 0.9 V, depending on performance requirements. PowerPlay feature in Quartus II software v6.1...
Read More »Software supports Stratix III 65 nm FPGAs.
QuartusÃ-® II software v6.1 features PowerPlay tool that automatically analyzes customer's design during compilation process to identify performance-critical paths. It then sets appropriate blocks to high-performance mode, while all other logic is set to low-power mode. Multiprocessor support allows parallel processing during compilation, while TimeQuest tool enables designers to create,...
Read More »