ThomasNet News Logo
Sign Up | Log In | ThomasNet Home | Promote Your Business

EDA Software accelerates SoC verification closure.

Print | 
Email |  Comment   Share  
January 20, 2014 - For IP block-to-chip verification, Incisive v13.2 includes Trident engine that optimizes formal analysis, and constraint engine that speeds Universal Verification Methodology and SystemVerilog testbench simulation. IEEE 1647 e unit testing without simulation cuts debug time for testbench code. For SoC verification, program supports x-propagation to speed SoC reset and low-power simulations. Support for SystemVerilog IEEE 1800-2012 real number modeling enables faster mixed-signal simulation.

Cadence Incisive 13.2 Platform Sets New Standard for SoC Verification Performance and Productivity


Cadence Design Systems, Inc.
2655 Seely Ave.
San Jose, CA, 95134
USA



Press release date: January 13, 2014

SAN JOSE, Calif.,  -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today introduced a new version of the Incisive® functional verification platform, once again setting a new standard for overall verification performance and productivity. Addressing both intellectual property (IP) block-to-chip and system-on-chip (SoC) verification challenges, the Incisive 13.2 platform offers orders of magnitude faster performance with two new engines and additional automation features to speed SoC verification closure.

For IP block-to-chip verification, enhancements include:

--  New Trident engine in the Incisive Formal Verifier and the Incisive Enterprise Verifier, which improves formal analysis performance up to 20X
--  New constraint engine in the Incisive Enterprise Simulator that speeds UVM and SystemVerilog testbench simulation, and simulation acceleration with the Palladium® platform by up to 10X
--  New SystemVerilog support in Incisive Debug Analyzer plus unique UVM debug capabilities and optimized probing in the SimVision debug environment inside Incisive Enterprise Simulator that reduces database size up to 10X
--  New IEEE 1647 e unit testing without simulation, reducing debug time for testbench code by 30%

For SoC verification, enhancements include:

--  Comprehensive x-propagation support in the Incisive Enterprise Simulator and the Incisive Enterprise Verifier to speed SoC reset and low-power simulations up to 5X
--  New support for SystemVerilog IEEE 1800-2012 real number modeling in the Incisive Digital Mixed Signal option for faster mixed-signal simulation over 100X.

"Verification is a growing challenge that we have to address with a finite amount of resources," said Chan Lee, vice president of engineering at Ambarella, Inc. "We adopted the X-propagation support during 2013 to speed our reset simulation performance significantly. The additional automation provided by the Incisive verification platform helps us increase our verification productivity."

The complete list of key performance enhancements and productivity features can be found here.

"Verification engineers are pressed for time and need strong verification performance. Incisive 13.2 delivers this but also goes beyond raw clocks per second to encompass capabilities from formal apps, debug, and metric aggregation in order to speed verification closure. The combination of automation and integration provides our customers with real gains to ease the challenges of SoC verification," said Andy Eliopoulos, vice president, research and development, Advanced Verification Solutions at Cadence.

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

© 2014 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Incisive, Palladium, and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Design Systems, Inc.
408-944-7039
newsroom@cadence.com
Print | 
Email |  Comment   Share  
Contacts: View detailed contact information.


 

Post a comment about this story

Name:
E-mail:
(your e-mail address will not be posted)
Comment title:
Comment:
To submit comment, enter the security code shown below and press 'Post Comment'.
 



 See related product stories
More .....
 See more product news in:
Software
 More New Product News from this company:
EDA Software delivers foundry-certified SPICE-level accuracy.
PCB EDA/CAD Software enhances product design process.
Rapid Prototyping Platform supports low-power verification.
EDA Software offers tool for RC extraction.
EDA Software cuts die-package interconnect planning time.
More ....
| Featured Manufacturing Jobs
 Other News from this company:
Cadence Achieves PCIe 3.0 Compliance for PHY and Controller IP
Cadence and QNX Announce New Tensilica HiFi Audio/Voice DSP Application for In-Car Active Noise Control
Cadence Offers Production Proven USB 3.0 Host Controller IP
Cadence to Showcase Comprehensive PCI Express IP and Verification Solutions at PCI-SIG 2014
Cadence Extends Spectre XPS to Support Mixed-Signal Designs
More ....
 Tools for you
Watch Company 
View Company Profile
Company web site
More news from this company
E-mail this story to a friend
Save Story
Search for suppliers of
Electronic Design Automation (EDA) Software
Simulation Software
Join the forum discussion at:
Engineers Lounge




Home  |  My ThomasNet News®  |  Industry Market Trends®  |  Submit Release  |  Advertise  |  Contact News  |  About Us
Brought to you by Thomasnet.com        Browse ThomasNet Directory

Copyright © 2014 Thomas Publishing Company. All Rights Reserved.
Terms of Use - Privacy Policy



Error close

Please enter a valid email address