Cores

QNX Targets High-Performance Freescale Multi-Core Communications Platform

o QNX announces planned support for Freescale Multi-core Communications Platform. o QNX's ongoing leadership in multi-core processing provides developers with unparalleled development capability. o QNX customers already using Freescale multi-core technology will be able to quickly transition to the new platform. OTTAWA, June 25 / / - QNX Software Systems, a leading provider of operating systems,...

Read More »

FlexRay Controller IP Core suits automotive applications.

Optimized for Xilinx® Automotive (XA) Spartan(TM)-3 generation devices, single-channel LogiCORE(TM) FlexRay(TM) controller IP adds to MOST and CAN automotive solutions for in-vehicle networks. FlexRay time-triggered and deterministic communication protocol is capable of up to 10 Mbps baud rates, and IP Core seamlessly works with middleware stack and drivers developed by Vector. Solution utilizes...

Read More »

Rabbit Goes Wireless

DAVIS, Calif. April 10 -- Rabbit Semiconductor is boldly going wireless by offering two new wireless technologies directly integrated in new RabbitCore® modules. Customers can now connect their products to the Internet and network their devices without wiring headaches. The new RCM4400W is a Wi-Fi/802.11 based core module that leverages the increasing penetration of Wi-Fi in businesses around...

Read More »

Breakthrough Platform from Freescale Advances Multi-Core for Embedded Markets

Combining 45-nm technology, on-chip fabric and an enhanced Power Architecture(TM) core, Freescale sets the pace for embedded multi-core semiconductor design ORLANDO, Fla. (Freescale Technology Forum) - June 25, 2007 - Freescale Semiconductor unveils its new Multi-core Communications Platform, an innovative multi-core architecture that delivers breakthrough efficiencies, performance and scale,...

Read More »

Software assists with SATA AHCI development.

Synopsys DesignWare® Serial ATA Advanced Host Controller Interface enables designers to implement full-featured SATA host interface with native AHCI in their designs. Solution includes DesignWare SATA AHCI core compliant with SATA 2.6 and AHCI 1.1 specifications and includes ARM® AMBA® 2 compliant interface. Delivered with DesignWare Verification IP, core features subset of directed and...

Read More »

Digital Signal Processor targets Hi-Fi audio applications.

Based on TeakLite family of DSP cores, CEVA-TeakLite-III(TM) delivers 32-bit processing, which includes 32 x 32 MAC unit for support of Dolby Digital Plus 7.1, Dolby TrueHD, and DTS-HD. It also features 4 GB address space for code and data memory, and 10-stage pipeline, enabling core to reach operating speeds of 425 MHz in 65 nm process. Portable audio applications are optimized through dual...

Read More »

Denali and LeCroy Demonstrate Industry-Leading PCIe 2.0 Solutions at PCI-SIG Developers' Conference

SAN JOSE, Calif., May 21 -- PCI-SIG Developers' Conference -- Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), and LeCroy Corporation, a leading supplier of oscilloscopes and serial protocol analyzers, today announced the availability of a comprehensive solution, including PureSpec(TM) PCIe verification IP and...

Read More »

SerDes Core is compatible with various serial interconnects.

Based on 90 nm process technology, serializer/deserializer (SerDes) core is compatible with serial interconnects including PCI Express® (PCIe) 1.0 and 2.0, Serial ATA, SCSI, XAUI, and CEI. Operating from 1.2-6.4 Gbps, it allows users to capture receiving data waveforms dynamically on their system boards. Unit can also be used with wide range of packages including wire-bonded plastic ball grid...

Read More »

Synthesizable Processors surpass 1 GHz operation.

Featuring advanced microarchitecture for embedded market, MIPS32® 74K(TM) 32-bit Cores feature 17-stage pipeline that employs combination of out-of-order dispatch and asymmetric dual-issue capability. Out-of-order instruction dispatch enables cores to execute multiple instructions more often than an in-order processor. DSP instructions in Revision 2 of MIPS® DSP ASE eliminate need for separate...

Read More »

All Topics