Press Release Summary:
Built on multi-everything infrastructure, IC Compiler™ II 2014.12 combines ultra-high capacity design planning and advanced global analytical closure techniques. Production-ready netlist-to-GDSII implementation system delivers multi-objective concurrent clock and data for pre- and post-route optimization, as well as advanced low-power optimization techniques, electro-migration analysis, and transparent interface optimization.
Original Press Release:
Synopsys' Latest Release of IC Compiler II Ready for Broad Availability of the Power of 10X
Top Semiconductor Companies Quickly Adopting IC Compiler II to Tapeout Across Range of Technology Nodes
MOUNTAIN VIEW, Calif., --
-- Introduces additional technologies such as multi-objective concurrent clock and data optimization and advanced low power optimization techniques
-- Offers early support for 10-nm process technology
-- Fast-paced adoption underway, with several industry leaders using IC Compiler II for production tapeouts.
-- 10X productivity enables game-changing possibilities for physical design.
Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced availability of the 2014.12 release of its new IC Compiler((TM)) II place and route solution. Unveiled at the Synopsys Users Group (SNUG) Silicon Valley in March 2014, IC Compiler II is the game-changing successor to IC Compiler, the industry's leading place and route solution for advanced designs at established and emerging nodes. IC Compiler II has been in production usage since July 2014 and has being actively employed for tapeouts by several semiconductor companies across a range of process technology nodes. This latest release introduces additional key technologies including multi-objective concurrent clock and data optimization, advanced low power optimization techniques and early support for 10-nm process technology. With immediate availability of the IC Compiler II 2014.12 release, Synopsys brings the Power of 10X to the broader physical design community.
"Having worked closely with Synopsys since the early days of the IC Compiler II, we have been eagerly anticipating the 2014.12 release," said Tatsuji Kagatani, department manager of Design Automation Department, Elemental Technology Development Division 1 at Renesas System Design Co., Ltd. "IC Compiler II delivered truly impressive turnaround time as well as good QoR (quality of results) during the design activities of our latest micro-controller-unit (MCU) design in 40-nanometer technology this year. We have come to view IC Compiler II as a key enabler of competitive differentiation, and are in the process of extending its application to all key in-flight programs across 40 nanometers to 28 nanometers and below technology nodes."
IC Compiler II is a full-featured, production-ready netlist-to-GDSII implementation system delivering the highest throughput and productivity along with the best quality of results. Developed from the ground-up to deliver a leap forward in productivity, IC Compiler II is built on a new highly efficient multi-everything infrastructure and offers ultra-high capacity design planning, unique new clock-building technology and advanced global analytical closure techniques. These technologies enable IC Compiler II to deliver a 5X speed-up in implementation runtime with half the memory and half the iterations required to achieve target performance. Together, this enables a 10X boost in design throughput. Early users of IC Compiler II have observed even greater speed-up in the design planning stages where the speed of execution is a key enabler of exploration, helping arrive at the best possible floorplan for detailed implementation. This level of speed-up is enabling game-changing possibilities for users of IC Compiler II, with some electing to coalesce several partitions in one large partition and thus gain higher efficiency, and others electing to aggressively fine-tune to drive higher device performance. Still others are electing to compress their overall development cycles and reach tapeout sooner.
The 2014.12 release of IC Compiler II enables an even richer feature-set targeting established as well as emerging node technology. New capabilities include new multi-objective concurrent clock and data for pre and post route optimization, advanced low power optimization techniques, electro-migration (EM) analysis, transparent interface optimization (TIO) and support for 10-nm process technology.
"Since our announcement of IC Compiler II earlier this year, customer response has been extremely positive, and the demand to gain access has been unprecedented. With broad availability of the 2014.12 release, we are well positioned to meet this growing demand," said Antun Domic, executive vice president and general manager of the Design Group at Synopsys. "IC Compiler II is a landmark achievement that has been in the works for several years and is made possible by an asset mix unique to Synopsys - a deep and talented resource pool, diverse customer feedback by virtue of market leadership, and the ability to closely collaborate with some of the best, most advanced designers in the world."
Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at www.synopsys.com.