Programmable Delay Line achieves ±3 ns integral nonlinearity.

info@productnews.com (ThomasNet News) — Mon, 26 Nov 2007 07:42:37 -0500

Suited for delaying horizontal sync (HSYNC) pulse in large-format LCD TVs, Model DS1124 is serially programmable, 5.0 V, 8-bit silicon delay line that can specify delay tolerance from input to output. Nominal delay per step is 0.25 ns, with delay of 20 ns at step 0 and 83.75 ns at step 255. It can delay signals up to 12.5 MHz, and operates from 4.75-5.25 V. Packaged in 10-pin MAX®, unit is fully specified over -40 to +85°C industrial temperature range.

This story is related to the following:
Electronic Components and Devices
Optics and Photonics

Search for suppliers of: Integrated Circuits (IC)

ThomasNet Industrial Newsroom -

Programmable Delay Line achieves ±3 ns integral nonlinearity.