Synthesizer enables clean data converter clocking.
Share:
Press Release Summary:
Model CDCM7005 synchronizes VCXO frequency up to 2.2 GHz (LVPECL) to 1 of 2 reference clocks to deliver high-frequency, clean clock outputs. It offers phase noise of -219 dBc/Hz, phase jitter of 162 fs (LVPECL) and 232 fs (LVCMOS), and max output skew of 20 ps. Serial peripheral interface logic facilitates programming and individual support control. Unit provides stable frequencies for signal-chain devices such as ADCs, DACs, digital upconverters, and digital downconverters.
Original Press Release:
TI Introduces High-Performance Clock Synthesizer and Jitter Cleaner
High-Frequency Outputs with Lowest Phase Noise and Jitter Enable Clean Data Converter Clocking
DALLAS (June 22, 2005) -- Texas Instruments Incorporated (TI) (NYSE: TXN) introduced today a clock synthesizer and jitter cleaner that offers the lowest phase noise and jitter in its class. The device addresses customers' growing requirement for higher performance and increased design flexibility in applications such as 2.5G/3G wireless base stations, data communications, medical imaging, and test and measurement. (See www.ti.com/sc05137 for more information.)
The CDCM7005 provides precise, stable frequencies for signal-chain devices such as analog-to-digital converters (ADC), digital-to-analog converters (DAC), digital upconverters (DUC) and digital downconverters (DDC). It offers the industry's lowest phase noise of -219 dBc/Hz (PLL figure of merit), lowest phase jitter performance of 162 fs (LVPECL) and 232 fs (LVCMOS), and maximum output skew of 20 ps. This performance allows data converters such as ADCs to be undersampled at higher input frequencies while delivering the highest signal-to-noise ratio.
The CDCM7005 offers features that maximize design flexibility, including serial peripheral interface (SPI) logic for programming and individual support control. The device synchronizes a voltage-controlled crystal oscillator (VCXO) frequency up to 2.2 GHz (LVPECL) to one of two reference clocks to deliver high-frequency, clean clock outputs. The outputs can be divided by 1, 2, 3, 4, 6, 8 or 16 divide ratios and delivered at LVCMOS and LVPECL levels.
Other useful features include the device's bias voltage (VBB) pin, which allows it to supply the correct voltage to a single-ended VCXO, eliminating the need for external resistors and thereby simplifying the design. In addition, the CDCM7005 supports frequency hold-over mode and fast-frequency locking for failsafe and increased system redundancy.
Availability
The 3.3-V CDCM7005 is available today in industrial temperature range (-40C to 85C) from TI and its authorized distributors in either a 64-pin, 0.8-mm ball-grid array (BGA) or 48-pin, 0.5-mm quad flat no-lead (QFN) package. Suggested resale pricing in 1,000-piece quantities is $10.75. An evaluation module is also available.
TI's analog products and digital signal processors (DSP) optimized for wireless infrastructure applications comprise the industry's most complete signal chain solution for base station OEMs. In addition to the low-noise CDCM7005, TI offers other high-performance analog products and DSPs, including the DAC5687 low-noise, 16-bit 500-MSPS dual DAC and the TMS320TCI6482 DSP. Nine of the top 10 base station OEMs use TI technology.
Texas Instruments Incorporated provides innovative DSP and analog technologies to meet our customers' real world signal processing requirements. In addition to Semiconductor, the company's businesses include Sensors & Controls, and Educational & Productivity Solutions. TI is headquartered in Dallas, Texas, and has manufacturing, design or sales operations in more than 25 countries.
Texas Instruments is traded on the New York Stock Exchange under the symbol TXN. More information is located on the World Wide Web at www.ti.com.
