Open Source Digital Cell Library aids with 15 nm process.June 6, 2014 -
With library IP developed based on North Carolina State University's FreePDK 15 nm open-source, non-manufacturable process, 15 nm open cell library (OCL) can aid such challenges as designing with FinFET transistors, metal double patterning, advanced interconnect layers, and metal gate restrictions. Set of core cells and views enabling EDA RTL-GDSII tool flow include Liberty™ (.lib) with NLDM, CCS and ECSM models, LEF, Verilog, GDSII, CDL/Spice, HTML Datasheet, and others required to run other EDA tools.
NanGate Releases 15nm Open Source Digital Cell Library
1370 Willow Road, 2nd Floor
Menlo Park, CA, 94025
Press release date: May 29, 2014
SANTA CLARA, Calif. -- NanGate, Inc. - the leading provider of design-specific standard cell library IP and EDA tools for layout automation - announced that it has released the first edition of a new 15nm open cell library (OCL). NanGate developed the library IP based on North Carolina State University's FreePDK 15nm open-source, non-manufacturable process. Challenges such as designing with FinFET transistors, metal double patterning, advanced interconnect layers and metal gate restrictions are represented in the new PDK.
"NanGate's Open Cell Libraries have become the de-facto option for exploring new algorithms, methodologies, design flows and circuit implementations," said Alexandre Toniolo, VP Business Development at NanGate. "This new 15nm OCL will enable not only the academia but also other EDA and fabless companies to present and validate new ideas and solutions to the Semiconductor industry."
The first release of the 15nm OCL includes a limited set of core cells and views enabling standard EDA RTL-GDSII tool flow. NanGate plans to provide follow-up releases with a larger set of cells as the 15nm FreePDK gets completed. The views provided include: Liberty(TM) (.lib) with NLDM, CCS and ECSM models, LEF, Verilog, GDSII, CDL/Spice, HTML Datasheet and other industry standard views required to run other EDA tools.
The library was generated using the Library Creator(TM) platform - NanGate's comprehensive layout automation solution - which generates optimized layouts by combining advanced transistor synthesis algorithms with two-step layout compaction: structural compaction and layout clean-up (2D compaction).
Access to the library is provided free of charge for Universities and can be downloaded from the NanGate website. Research organizations and companies in the Semiconductor industry are provided access at a fee depending on usage.
Other partners in the FreePDK15 alliance are NCSU, Mentor Graphics, ASU and Sage Design Automation.
NanGate - a leading provider of optimized standard cell library Intellectual Property (IP) and a leader in Electronic Design Automation (EDA) software - offers tools and services for creation, verification and optimization of standard cell library physical IP. NanGate's suite of EDA solutions includes Library Creator(TM) Platform, the most comprehensive tool suite for the design of standard cell libraries available in the market. NanGate is also the leading provider of customized standard cell library IP for applications such as low voltage low power and ultra-high performance.
Visit NanGate at www.nangate.com
Alexandre Toniolo, +1-407-478-9375