Memory Controller and PHY IP supports LPDDR2 specification.
August 1, 2008 -
Offering support for LPDDR2 specification which allows sharing of SDRAM and NVM memory on same bus, Databahn(TM) memory controller and PHY IP is suited for low power and embedded system designs which target cell phones, mobile PCs, and consumer applications. Solution includes both varieties of SDRAM (S2/S4) and support for Non-Volatile Memory (NVM).
(Archive News Story - Products mentioned in this Archive News Story may or may not be available from the manufacturer.)
Denali Announces New LPDDR2 Memory Controller and PHY Solution
First Provider of Memory Controller and PHY Solution to Support LPDDR2 in Next-Generation Mobile and Embedded Applications
SUNNYVALE, Calif., July 21 - Denali, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that its Databahn(TM) memory controller and PHY IP supports the pre-released LPDDR2 specification, as currently defined by JEDEC - the leading developer of standards for the solid-state industry. Chip designers and system architects desiring to upgrade to LPDDR2 can learn more about Denali's new upcoming LPDDR2 offering, which will include both varieties of SDRAM (S2/S4) in the memory controller and PHY IP and support for Non-Volatile Memory (NVM) by attending the MemCon presentation, "Next-Generation Low-Power LPDDR2 Memories: How to Use Them in Your Mobile and Embedded Designs" at 1:30pm on Wednesday, July 23 in Santa Clara, CA. Denali's Databahn LPDDR2 memory controller and PHY will be well suited for low power and embedded system designs which target applications as cell phones, ultra-mobile PCs, and consumer applications, addressing design requirements of density, speed, and power.
"We are pleased to see member companies introduce next-generation technologies that fully support the LPDDR2 industry specification. It is this type of advanced industry adoption that helps to establish high quality and reliability benchmarks required for low power and embedded system memory design," said Roger Isaac, chair for the JEDEC JC-42.6 Low Power Memory Committee. "Denali is an active committee participant, working closely with memory vendors like Spansion to provide valuable recommendations toward the development of the specification."
Denali's LPDDR2 memory controller and PHY will support the full specification when released by JEDEC. LPDDR2 addresses the needs of mobile and consumer systems where the "PC memory" devices, DDR2 and DDR3, are unsuitable, as LPDDR2 offers a low power, low voltage, low pin-count memory in a range of densities and speeds that are closely matched to the needs of those mobile and consumer systems. In addition, LPDDR2 was designed to allow sharing of SDRAM and NVM memory on the same bus, which is extremely difficult in PC memory technologies. For immediate availability of a C-model, in advance of the silicon IP for Denali's Databahn LPDDR2 memory controller and PHY, contact sales@denali.com.
"Many of our customers are looking for ways to upgrade to new controller technologies and are faced with several challenges," states Marc Greenberg, director of Technical Marketing for Databahn products at Denali Software. "Many of the LPDDR2 features are derived from the best features of the LPDDR1, DDR2 and DDR3 technologies that we already support. This gives Denali an accelerated position to support the LPDDR2 architecture and continue to provide our customers with high-quality, interoperable, and configurable IP solutions."
About Databahn Solutions
Denali's Databahn DDR DRAM solutions ensure compatibility with all the latest high-speed memory technologies as the configuration process is tightly integrated with Denali's database of memory component specifications, including all the latest SDRAM, DDR1, DDR2, DDR3, and LP-DDR devices from all major memory vendors and all vendor process nodes. Deliverables include: RTL and synthesis scripts, choice of silicon-independent DDR Soft PHY or silicon-specific DDR Hardened PHY with all common views, verification test bench, static timing analysis (STA) scripts, programmable register settings, documentation, I/O pads and packaging. Databahn controllers are compliant with all the latest memory devices. For more information about Databahn DDR DRAM solutions, visit: http://www.denali.com/dram.
About Denali Software
Denali Software, Inc., is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Sunnyvale, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at http://www.denali.com/.
Marketing:
Pierre Golde
USA
Phone: 408-743-4262 E-mail this person Company Information: Name: Denali Software Inc. Address: 644 Emerson St., Suite 7 City: Palo Alto State: CA ZIP: 94301 Country: USA Phone: 650-325-7241 FAX: 650-325-5724 http://www.denalisoftware.com
News provided by ThomasNet News® (TNN). TNN is a comprehensive source
of new and timely product information in the industrial marketplace. TNN supplies new product
information to the web sites, e-marketplaces and print publications that serve the
industrial marketplace. For press release submissions please go to
http://news.thomasnet.com/submitpr.html.
BY ACCESSING, BROWSING AND/OR USING THIS WEB SITE AND/OR ANY WEB SITES PROVIDED BY
ProductNews.com, YOU AGREE TO BE BOUND BY THE TERMS OF USE
AGREEMENT.
del.icio.us
DIGG
Facebook
Reddit
StumbleUpon
Twitter
![[Get Copyright Permissions]](http://license.icopyright.net/images/icopy-w.gif){kind=small}
