Quantcast
 
Download Software Engineering Standards
Search for: Search what?
Feb 10, 2010  
 Sections
Latest New Product News
Industry Market Trends
Green & Clean News
Association & Government News
Adhesives and Sealants
Agricultural and Farming Products
Architectural and Civil Engineering Products
Automatic ID
Chemical Processing and Waste Management
Cleaning Products and Equipment
Communication Systems and Equipment
Computer Hardware and Peripherals
Construction Equipment and Supplies
Controls and Controllers
Display and Presentation Equipment
Electrical Equipment and Systems
Electronic Components and Devices
Explosives, Armaments and Weaponry
Fasteners and Hardware
Fluid and Gas Flow Equipment
Food Processing and Preparation
Health, Medical and Dental Supplies and Equipment
HVAC
Labels, Tags, Signage and Equipment
Laboratory and Research Supplies and Equipment
Lubricants
Machinery and Machining Tools
Material Handling and Storage
Materials and Material Processing
Mechanical Components and Assemblies
Mechanical Power Transmission
Mining, Oil Drilling & Refining
Mounting and Attaching Products
Non-Industrial Products
Optics and Photonics
Packaging Products & Equipment
Paints and Coatings
Plant Furnishings and Accessories
Portable Tools
Printing and Duplicating Equipment
Retail and Sales Equipment
Robotics
Safety and Security Equipment
Sensors, Monitors and Transducers
Services
Software
Test and Measuring Instruments
Textile Industry Products
Thermal and Heating Equipment
Timers and Clocks
Transportation Industry Products
Vision Systems
Waste Handling Equipment
Welding Equipment and Supplies
 Press Releases
Products in the News
Company News
Mergers & Acquisitions
People in the News
Literature & Websites
 Resources
News Delivery Options
Browse Categories
Browse Companies
Mobile Edition
PR Resources
Licensing
Advertising
How to Write an effective Press Release
Trade Associations
Small Business Support
MEP
Advertisement

Dataplane Core targets DSP applications.


November 12, 2009 - Optimized for digital signal processing and control in system-on-chip dataplane, Xtensa LX3 DPU offers variety of pre-verified DSP options ranging from floating point accelerator to 16-MAC vector DSP. Base configuration can reach speeds over 1 GHz in 45 nm process technology with area of 0.044 mm˛ and 0.015 mW/MHz power. When built with ConnX Baseband Engine DSP, Xtensa LX3 delivers over 10 Giga-MACs/sec performance, running at 625 MHz with 0.93 mm˛ footprint and 170 mW power.

 See related product stories
Audio DSP Core targets home entertainment applications.
Microprocessor Core target networking and storage SoCs.
Low Power Digital Signal Processors offer 16-bit solution for portable devices.
Digital Signal Processors suit industrial control applications.
Audio Codec IP helps designers increase SoC functionality.
 See more product news in:
Computer Hardware and Peripherals
Mechanical Components and Assemblies
 Tools for you
del.icio.us DIGG  
Facebook Reddit
StumbleUpon Twitter
Print This Page E-Mail Story
Watch_Company  Save Story
View Company Profile
Company web site 
More news from this company

Advertisement
More Tools and information
Search for suppliers of
Central Processing Unit (CPU), Intellectual Property (IP), Microprocessor & Processor Cores
Digital Signal Processors (DSP)
Join the forum discussion at:
 Tools of the Trade
 Newsletters
Your Gateway to a Fast Changing World
Product News Alerts
Receive similar stories and other customized news to keep you in the know on the products shaping industry.
Subscribe Free Today
Subscribe   View Sample

Industry Market Trends
Has Got It
  • Latest developments
  • Trends
  • Best practices
  • Opinions & Commentary
Get Ahead. Get IMT.
Subscribe Free Today
Subscribe   View Sample
 See more related product stories:
Digital Media Chipset supports Microsoft Windows 7.
Digital Video Processor displays multiple signals simultaneously.
Communications Processor offers diverse peripheral support.
Embedded Processors meet SoC-centric design requirements.
HD Video Encoder IP Core offers H.264 High Profile capability.
Video Decoder IP Core supports all broadcast standards.
Host Controller IPs support SDXC, SDIO, and eMMC commands.
NAND Flash Controllers support ONFI 2.2 specification.
D-PHY IP complies with MIPI Alliance's v1.0 standard.
Device Controller IP complies with SDIO 3.0 specification.
HSI Controller IP is optimized for die-level interconnect.
CompactFlash 4.1 Controllers enable high-speed storage.
IP Core supports RapidIOŽ 2.1 specification.
Ethernet IP Cores feature IEEE 1588 PTP support.
Configurable DSP IP Cores target RTAX-DSP space-flight FPGAs.
Processor Cores offer 32-bit performance and 16-bit code.
Six-Core Digital Signal Processor optimizes processing power, energy efficiency.
PHY IP supports 28 nm processes in 1.8 V architecture.
Dataplane Processor Core offers deeply embedded control.
Transmit/Receive Controller supports HDMI.


New Tensilica DPU Family Delivers 10 GigaMAC/sec DSP Performance, Tops 1 GHz Mark


Xtensa LX3 Customizable Dataplane Cores Tailored for High Performance DSP

SANTA CLARA, Calif. - November 2, 2009 - Tensilica, Inc. today introduced the Xtensa LX3 high-performance dataplane processor (DPU) core optimized for digital signal processing (DSP) and control in the system-on-chip (SOC) dataplane. The Xtensa LX3 DPU offers the industry's widest range of pre-verified DSP options ranging from a simple floating point accelerator to a 16-MAC (multiply accumulator) vector DSP powerhouse.
The base Xtensa LX3 DPU configuration can reach speeds of over 1 GHz in 45nm process technology (45GS) with an area of just 0.044 mm2 and power of 0.015 mW/MHz. When built with the new ConnX Baseband Engine DSP (ConnX BBE), the Xtensa LX3 processor delivers over 10 Giga-MACs-per-second performance, running at 625 MHz with a footprint of 0.93mm2 (post place-and-route 45GS) and consuming just 170 mW (including leakage).

The Xtensa LX3 DPU has been fine-tuned with optimized scripts for the latest generation of EDA tools, to deliver even better speed-power-area results than the predecessor Xtensa LX2 cores. When comparing functionally equivalent configurations of the Xtensa LX3 DPU versus the prior generation Xtensa LX2 DPU, the new Xtensa LX3 processor delivers up to 15 percent faster clock speed, up to 20 percent smaller die area and up to 15 percent less power using identical process technologies and libraries.

"The Xtensa LX3 processor, Tensilica's flagship product, provides significant speed and power improvements to enable efficient digital signal processing and control processing in SOC or mixed signal devices," stated Jack Guedj, Tensilica's president and CEO. "We've invested heavily in our DPU technology to make it smaller, easier to use, and up to 20 percent faster, providing designers with the performance levels and connectivity expected from custom RTL blocks along with the programmability and debug benefits of conventional processors. And since Xtensa LX3 cores are pre-verified modules, it significantly reduces design risks for dataplane design compared to traditional custom hardware RTL design approaches."

Broadest Choice of DSP Options

The Xtensa LX3 DPU offers a wide array of pre-verified DSP options. Of course, designers can create their own DSP functionality using Tensilica's highly automated extensibility, but these pre-verified options speed up SOC time to market. The options include:

- ConnX D2 DSP - a new 16-bit dual-MAC SIMD (single instruction multiple data) DSP for communications, announced August 24, 2009

- ConnX Vectra LX DSP - an updated 16-bit quad-MAC SIMD DSP for communications (with new option for single load/store unit)

- HiFi 2 audio DSP - the most widely licensed audio DSP on the market today, a 24-bit, dual-MAC audio processor

- A 32-bit IEEE-754 compliant single-precision floating point unit

- A new 64-bit IEEE-754 compliant double precision floating point accelerator.

Easy System Integration

The Xtensa LX3 DPU was designed with multi-function, multi-core SOC designs in mind. Designers can easily connect the Xtensa LX3 DPU to the other elements of their SOC design in a variety of both traditional processor-centric and RTL-centric styles.
Using a standard 32-bit, 64-bit or 128-bit system bus, Tensilica offers support for AMBA AHB-Lite and AXI bridges with asynchronous or synchronous clocks.

However, designers also can bypass the system bus altogether in order to achieve much higher input/output throughput and seamless integration with RTL via customizable Ports and Queues. These Ports and Queues let designers connect directly to RTL, allowing huge amounts of data to be transferred on each cycle without the need for separate load/store operations on the processor. For memory lookups, designers can connect lookup and scratchpad RAMs, as well as other long-latency hardware computation units, directly to the Xtensa DPU.

Performance Leadership Extended

Tensilica's Xtensa DPUs are the lowest power, highest performance licensable cores on the market based on previous industry standard benchmarks (see http://www.tensilica.com/products/xte... ) that are still not equaled by the competition.

Availability

The Xtensa LX3 customizable DPU is available now.

About Tensilica

Tensilica, Inc. - the leader in customizable dataplane processors - is a semiconductor IP licensor recognized by the Gartner Group as the fastest growing semiconductor IP supplier in 2008. Dataplane Processor Units (DPUs) combine the best capabilities of CPUs and DSPs while delivering 10-to-100-times the performance because they can be customized using Tensilica's automated design tools to meet specific dataplane performance targets. Tensilica's DPUs power SOC designs at system OEMs and five out of the top 10 semiconductor companies for products including mobile phones, consumer electronics devices (including digital TV, Blu-ray Disc players, broadband set top boxes and portable media players), computers, and storage, networking and communications equipment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.

o Tensilica and Xtensa are registered trademarks belonging to Tensilica Inc. All other company and product names mentioned are trademarks and/or registered trademarks of their respective owners.

o Tensilica's announced licensees include: ADDMM, Afa Technologies, ALPS, Aquantia, Astute Networks, Atheros, AMD (ATI), Avision, Bay Microsystems, Brocade, Broadcom, Cisco Systems, CMC Microsystems, Conexant Systems, Design Art Networks, DS2, EE Solutions, Epson, ETRI, FUJIFILM Microdevices, Fujitsu Ltd., Fujitsu Microelectronics Ltd., Hudson Soft, iBiquity Digital, Ikanos Communications, IDT, Intel, Juniper Networks, LG Electronics, Lucid Information Technology, Marvell, NEC Laboratories America, NEC Corporation, Neterion, Nethra Imaging, Nippon Telephone and Telegraph (NTT), NuFront, NVIDIA, Olympus Optical Co. Ltd., Panasonic Mobile, Penstar, Plato Networks, PnpNetwork Technologies, PowerLayer Microsystems, Samsung, SiBEAM, Sony, STMicroelectronics, Stretch, TranSwitch Corporation, Triductor Technology, UpZide, Valens Semiconductor, Validity Sensors, Victor Company of Japan (JVC), WiLinx, and XM Radio.



Contacts:
View detailed contact information.


More New Product News from this company:
Audio DSP Core targets home entertainment applications.
Dataplane Processor Core offers deeply embedded control.
DSP IP Core is suited for LTE and 4G SOC designs.
DSP Engine combines performance and programmability.
DSP Core targets wireless handsets and base stations.
Power Management Software optimizes chip energy consumption.


Click here for copyright permissions!
Copyright 2010 Thomas Publishing Company


 

Post a comment about this story

Name:
E-mail:
(your e-mail address will not be posted)
Comment title:
Comment:
 

Advertisements




Click here for hundreds of Vibration and Shock Mounts shippable overnight.








Home  |  My ThomasNet News  |  Industry Market Trends  |  Submit Release  |  Advertise  |  Contact News  |  About Us
Brought to you by Thomasnet.com        Browse ThomasNet Directory

Copyright © 2010 Thomas Publishing Company
Terms of Use - Privacy Policy