Quantcast
 
Search for: Search what?
Nov 22, 2009  
 Sections
Latest New Product News
Industry Market Trends
Green & Clean News
Association & Government News
Adhesives and Sealants
Agricultural and Farming Products
Architectural and Civil Engineering Products
Automatic ID
Chemical Processing and Waste Management
Cleaning Products and Equipment
Communication Systems and Equipment
Computer Hardware and Peripherals
Construction Equipment and Supplies
Controls and Controllers
Display and Presentation Equipment
Electrical Equipment and Systems
Electronic Components and Devices
Explosives, Armaments and Weaponry
Fasteners and Hardware
Fluid and Gas Flow Equipment
Food Processing and Preparation
Health, Medical and Dental Supplies and Equipment
HVAC
Labels, Tags, Signage and Equipment
Laboratory and Research Supplies and Equipment
Lubricants
Machinery and Machining Tools
Material Handling and Storage
Materials and Material Processing
Mechanical Components and Assemblies
Mechanical Power Transmission
Mining, Oil Drilling & Refining
Mounting and Attaching Products
Non-Industrial Products
Optics and Photonics
Packaging Products & Equipment
Paints and Coatings
Plant Furnishings and Accessories
Portable Tools
Printing and Duplicating Equipment
Retail and Sales Equipment
Robotics
Safety and Security Equipment
Sensors, Monitors and Transducers
Services
Software
Test and Measuring Instruments
Textile Industry Products
Thermal and Heating Equipment
Timers and Clocks
Transportation Industry Products
Vision Systems
Waste Handling Equipment
Welding Equipment and Supplies
 Press Releases
Products in the News
Company News
Mergers & Acquisitions
People in the News
Literature & Websites
 Resources
News Delivery Options
Browse Categories
Browse Companies
Mobile Edition
PR Resources
Licensing
Advertising
How to Write an effective Press Release
Trade Associations
Small Business Support
MEP
Advertisement

EDA Software suits pin-limited semiconductor testing.


November 9, 2009 - Extending adaptive scan technology with low-pin interface to tester, DFTMAX(TM) compression allows designers to achieve predictable compression of up to 100x or more with one pair of test data pins. It generates high-speed tester interface that serializes test data, maximizing test data volume and limiting test application time. It is built into Galaxy(TM) Implementation Platform to eliminate time-consuming iterations between synthesis, scan insertion, and physical implementation.

 See related product stories
FPGA Design Software supports high-speed DDR interfaces.
Channel Simulator Software includes bit-error-rate detection.
Simulation Library helps algorithm, hardware developers.
Test Management Software lets users control multiple devices.
PHY IP supports 28 nm processes in 1.8 V architecture.
 See more product news in:
Software
 Tools for you
del.icio.us DIGG  
Facebook Reddit
StumbleUpon Twitter
Print This Page E-Mail Story
Watch_Company  Save Story
View Company Profile
Company web site 
More news from this company

Advertisement
More Tools and information
Search for suppliers of
Electronic Design Automation (EDA) Software
Testing Software
Join the forum discussion at:
 Engineers Lounge
 Newsletters
Your Gateway to a Fast Changing World
Product News Alerts
Receive similar stories and other customized news to keep you in the know on the products shaping industry.
Subscribe Free Today
Subscribe   View Sample

Industry Market Trends
Has Got It
  • Latest developments
  • Trends
  • Best practices
  • Opinions & Commentary
Get Ahead. Get IMT.
Subscribe Free Today
Subscribe   View Sample
 See more related product stories:
PCB Design Prototyping Software accelerates board development.
Design and Verification Software offers S-Parameter support.
Test Automation Software accelerates test creation.
Electrical Engineering Software aids wiring design and layout.
PCB Design Software combines board-level and hardware design.
PCB Design Software focuses on ease of use and quality.
Electronic Design Automation Software facilitates, accelerates ASIC/FPGA development.
VoIP Testing Software features high-capacity calling.
Measurement Software targets handheld base station analyzers.
IC Design Software provides custom parasitic extraction solution.
Test System helps developers verify USB 2.0 and 3.0 protocol.
Testing Software supports ATML Test Description standard.
Development Board enables prototyping of electronic designs.
Functional Verificaton Software ensures X-robust designs.
Instrument Test Software supports Vista and Windows 7.
Testing Software is designed for LASAR post processing.
Software offers room acoustics prediction/modeling.
IP Software facilitates FPGA design.
Testing Software is used with solar cells/PV panels/semiconductors.
Service Assurance Software tests triple play services.


Synopsys Extends DFTMAX Compression to Reduce the Cost of Pin-Limited Test


Delivers predictable high compression with only one pair of test data pins

MOUNTAIN VIEW, Calif., Nov. 2 / / - Synopsys, Inc. (NASDAQ:SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced a new capability in DFTMAX(TM) compression that significantly reduces the cost of test for designs and methodologies that mandate very few test pins. Extending Synopsys' patented adaptive scan technology with a high-performance, low-pin interface to the tester allows designers to achieve predictable compression of up to 100X or more with only one pair of test data pins. As designers must maintain test quality and reduce test cost while design complexity is growing, they increasingly adopt core-based design and test methodologies as well as multi-site testing techniques, significantly limiting the number of pins allocated for test. Widely deployed, DFTMAX compression now delivers even greater test time and cost savings for today's challenging designs.

"Timely delivery of highly reliable products to our customers is essential for our success," said Jean-Louis Cols, vice president of product development at Wolfson Microelectronics. "To meet our quality goals and lower the cost of production testing, we continually strive to maximize test coverage and minimize test data volume and test time whilst considering the capabilities and limitations of the target tester platform. DFTMAX compression and TetraMAX® ATPG have repeatedly allowed us to achieve these goals for our latest mixed-signal designs. The new enhancements in DFTMAX compression for pin-limited test give us the full benefits of compression on our lowest pin-count mixed-signal designs."

Current trends are accelerating the need for pin-limited test. Increased focus on packaging costs and tighter form factors for portable applications are leading to driving more stringent packaging constraints, resulting in few pins allocated for test. To manage complexity, designers are increasingly deploying core-based methodologies with multiple embedded compressor-decompressors (CODECs) that reduce the number of chip-level test pins available to each CODEC. Multi-site testing, a technique that targets multiple die simultaneously to reduce test time, is also stimulating the demand for pin-limited test because each die has access to fewer tester channels.

The new, high-speed, low-pin tester interface generated by DFTMAX compression serializes the test data, enabling up to 100X or more test data volume and test application time reduction for these pin-limited test methodologies. Built into the Galaxy(TM) Implementation Platform to eliminate time-consuming iterations between synthesis, scan insertion and physical implementation, DFTMAX compression and TetraMAX® ATPG provide designers with a comprehensive solution for meeting their most challenging quality and cost goals for test.

"Designers continue to develop innovative methodologies in response to the dual challenges of increasing design complexity and test costs," said Gal Hasson, senior director of marketing for synthesis and test at Synopsys. "With the new serialization technology in DFTMAX compression, Synopsys is successfully addressing the evolving design requirements of our customers while delivering even greater cost savings."

Wolfson Microelectronics is a global leader in the supply of high performance, mixed-signal semiconductor solutions to the consumer electronics market. In the home, in the office and on the move, Wolfson's innovative technology can be found at the heart of many of the world's leading digital consumer goods, including premier hi-fi equipment, mobile phones, mp3 players, flat panel TVs, digital still cameras and portable navigation devices.

About Synopsys

Synopsys, Inc. (NASDAQ:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Synopsys, Galaxy, DFTMAX and TetraMAX are registered trademarks or trademarks of Synopsys, Inc. Any other trademarks mentioned in this release are the intellectual property of their respective owners.

Source: Synopsys, Inc.

Web Site: http://www.synopsys.com/


Company Information:
Name: Synopsys, Inc.
Address: 700 E. Middlefield Rd.
City: Mountain View
State: CA
ZIP: 94043 4033
Country: USA
Phone: 650-584-5000
http://www.synopsys.com/


More New Product News from this company:
PHY IP supports 28 nm processes in 1.8 V architecture.
Transmit/Receive Controller supports HDMI.
Electronic Design Automation Software facilitates, accelerates ASIC/FPGA development.
PHY and Controller IP supports 1,866 and 2,133 Mbps data rates.
IC Design Software provides custom parasitic extraction solution.
EDA Software speeds throughput for electronic design.
EDA Software provides look-ahead constraint analysis.
IP Components slash power in datapath circuits.
Analog Simulation Software offers schematic driven layout.

Other News from this company:
SMIC and Synopsys Announce the Availability of Reference Flow 4.0
Synopsys CFO Brian Beattie to Speak at Citi Small and Mid-Cap Conference
Synopsys CEO Aart de Geus to Speak at the 2008 Morgan Stanley Technology Conference
Synopsys and SMIC Deliver Enhanced 90-Nanometer Reference Flow to Reduce IC Design and Test Costs
Synopsys Unveils Proteus Pipeline Technology, Delivering a New Level of Performance
Synopsys Experts on the Road IP Seminar and Keynote Luncheon with Jeff Ravencraft, President of the USB-IF
Radiospire Standardizes on Synopsys VCS and VMM Methodology for Next- Generation AirHook Chipset Designs
Synopsys CFO Brian Beattie to Speak at D.A. Davidson Electronic Systems Design Conference
Synopsys and Acceleware Deliver Hardware Accelerated Solution for Design of Optoelectronic Devices
Magma, Mentor Graphics and Synopsys Deliver Unified Power Format-Based Products
Synopsys IC Compiler Successfully Employed by Matsushita for First 45-nm SoC Design Tapeout
Synopsys CEO Aart de Geus to Speak at the Needham Growth Conference January 8, 2008
Synopsys and UMC Deliver 65-Nanometer Reference Flow
Synopsys Acquires Sandwork Design
Global Unichip Adopts Synopsys Test Solution to Achieve Higher SoC Test Quality
Synopsys Recognizes Engineers' Technical Excellence with Best Paper Awards at SNUG Boston Conference
eRide Converts to Synopsys Design Compiler Ultra for Next-Generation GPS Chips
Synopsys and SMIC Jointly Address China Mobile TV Market with Low Power Design Solution
Synopsys Senior Vice President to Speak at the 2007 Citi Global Technology Conference
Synopsys Completes Acquisition of MOSAID Semiconductor IP Assets



Click here for copyright permissions!
Copyright 2009 Thomas Publishing Company


 

Post a comment about this story

Name:
E-mail:
(your e-mail address will not be posted)
Comment title:
Comment:
 

Category Advertisements
ThomasNet News Advertisers





Designers, manufacturers & distributors of Cleanrooms, equipment and supplies




Fybroc - World Leader in Thermoset Pumps for Corrosive & Abrasive Liquids

Home  |  My ThomasNet News  |  Industry Market Trends  |  Submit Release  |  Advertise  |  Contact News  |  About Us
Brought to you by Thomasnet.com        Browse ThomasNet Directory

Copyright © 2009 Thomas Publishing Company
Terms of Use - Privacy Policy