Quantcast
 
Search for: Search what?
Nov 27, 2009  
 Sections
Latest New Product News
Industry Market Trends
Green & Clean News
Association & Government News
Adhesives and Sealants
Agricultural and Farming Products
Architectural and Civil Engineering Products
Automatic ID
Chemical Processing and Waste Management
Cleaning Products and Equipment
Communication Systems and Equipment
Computer Hardware and Peripherals
Construction Equipment and Supplies
Controls and Controllers
Display and Presentation Equipment
Electrical Equipment and Systems
Electronic Components and Devices
Explosives, Armaments and Weaponry
Fasteners and Hardware
Fluid and Gas Flow Equipment
Food Processing and Preparation
Health, Medical and Dental Supplies and Equipment
HVAC
Labels, Tags, Signage and Equipment
Laboratory and Research Supplies and Equipment
Lubricants
Machinery and Machining Tools
Material Handling and Storage
Materials and Material Processing
Mechanical Components and Assemblies
Mechanical Power Transmission
Mining, Oil Drilling & Refining
Mounting and Attaching Products
Non-Industrial Products
Optics and Photonics
Packaging Products & Equipment
Paints and Coatings
Plant Furnishings and Accessories
Portable Tools
Printing and Duplicating Equipment
Retail and Sales Equipment
Robotics
Safety and Security Equipment
Sensors, Monitors and Transducers
Services
Software
Test and Measuring Instruments
Textile Industry Products
Thermal and Heating Equipment
Timers and Clocks
Transportation Industry Products
Vision Systems
Waste Handling Equipment
Welding Equipment and Supplies
 Press Releases
Products in the News
Company News
Mergers & Acquisitions
People in the News
Literature & Websites
 Resources
News Delivery Options
Browse Categories
Browse Companies
Mobile Edition
PR Resources
Licensing
Advertising
How to Write an effective Press Release
Trade Associations
Small Business Support
MEP
Advertisement

Controller IP Cores target next-generation chip designs.


April 16, 2009 - Based on preliminary version of PCI Express® 3.0 specification, Databahn(TM) Controller IP Cores accelerate overall deployment of PCIe 3.0 technology into storage and networking systems. Preliminary PCIe 3.0 specification increases PCIe 2.0 interconnect bandwidth from 5 GT/s to 8 GT/s. Cores support TLP Prefix, Atomic Operations, Resizable BARS, and Alternative Routing-ID, as well as scalable architecture up to 16 lanes, PIPE specification Gen 3, and Single-Root I/O Virtualization.

 See related product stories
HSI Controller IP is optimized for die-level interconnect.
CompactFlash 4.1 Controllers enable high-speed storage.
Ethernet IP Cores feature IEEE 1588 PTP support.
IP Core supports RapidIO® 2.1 specification.
Configurable DSP IP Cores target RTAX-DSP space-flight FPGAs.
 See more product news in:
Mechanical Components and Assemblies
 Tools for you
del.icio.us DIGG  
Facebook Reddit
StumbleUpon Twitter
Print This Page E-Mail Story
Watch_Company  Save Story
View Company Profile
Company web site 
More news from this company

Advertisement
More Tools and information
Search for suppliers of
Central Processing Unit (CPU), Intellectual Property (IP), Microprocessor & Processor Cores
Join the forum discussion at:
 Tools of the Trade
 Newsletters
Your Gateway to a Fast Changing World
Product News Alerts
Receive similar stories and other customized news to keep you in the know on the products shaping industry.
Subscribe Free Today
Subscribe   View Sample

Industry Market Trends
Has Got It
  • Latest developments
  • Trends
  • Best practices
  • Opinions & Commentary
Get Ahead. Get IMT.
Subscribe Free Today
Subscribe   View Sample
 See more related product stories:
Processor Cores offer 32-bit performance and 16-bit code.
Dataplane Core targets DSP applications.
PHY IP supports 28 nm processes in 1.8 V architecture.
Dataplane Processor Core offers deeply embedded control.
Transmit/Receive Controller supports HDMI.
PHY and Controller IP supports 1,866 and 2,133 Mbps data rates.
DSP IP Core is suited for LTE and 4G SOC designs.
DSP Core targets wireless handsets and base stations.
Desing Platform Kits accelerate development of SoCs.
IP Core aids wireless basestation, remote radio head design.
IP Components slash power in datapath circuits.
HDMI 1.3 Receiver Interface enhances digital home solutions.
Interface IP drives HDMI integration in portable devices.
Programmable DSP Core targets wireless communications.
Host Controller supports SDIO Specification 2.0.
Microcontroller IP Core offers maximized 8-bit performance.
PHY IP helps integrate SATA interfaces into SoCs.
Processor Core is delivered as soft IP core in Verilog RTL.
Development Kit helps build embedded processing systems.
IP Cores add USB functionality to mobile device SoCs.


Denali Software First to Ship PCI Express 3.0 Controller IP Cores


Early Adopters of PCIe 3.0 to Benefit From Off-the-Shelf, Configurable PCIe IP Solution Targeting Increased Performance

SUNNYVALE, Calif., March 31 /-- Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced availability and first customer shipments of the latest Denali Databahn(TM) controller IP cores, based on the current preliminary version of the PCI Express(R) (PCIe) 3.0 specification, for use in next-generation chip designs. Denali's Databahn IP product was selected by leading fabless semiconductor companies to accelerate the overall deployment of PCIe 3.0 technology into high-performance storage and networking systems. Among other key features, the preliminary PCIe 3.0 specification increases the PCIe 2.0 interconnect performance bandwidth from 5 GT/s to 8 GT/s while preserving compatibility with software and mechanical interfaces.

"Together with the strong market acceptance of our PCIe 3.0 verification IP solution, this announcement positions us as the leading provider of IP solutions for the emerging PCIe 3.0 technology," said David Lin, vice president of Marketing for Denali Software. "Denali continues to collaborate with high-end customers to leverage our PCIe design and verification expertise to deliver a complete and robust IP solution to hit their market windows."

As the industry's first-to-market PCIe 3.0 solution, Denali's Databahn IP product provides full support of the preliminary PCIe 3.0 specification features including: TLP Prefix, Atomic Operations, Resizable BARS, Alternative Routing-ID, scalable architecture up to 16 lanes, PIPE specification Gen 3, as well as support for Single-Root I/O Virtualization. Access more detailed info about Databahn PCIe IP features and request an evaluation at: www.denali.com/en/products/dat....

About Denali's PCI Express Solutions

Denali's extensive portfolio for deploying PCIe technology includes the industry's leading verification IP, design IP, and compliance suite, which are leveraged in an efficient ecosystem of IP and EDA vendors, PHY providers, and ASIC vendors and foundries. Learn more about the industry's most trusted solutions for PCIe technology at: www.denali.com/pcie.

About Denali Software

Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, USB, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Sunnyvale, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com.

Denali and Denali Software are registered trademarks of Denali Software, Inc. Databahn is a trademarks of Denali Software, Inc. All other trademarks are of their respective owners.

Web Site: http://www.denali.com/


Company Information:
Name: Denali Software Inc.
Address: 644 Emerson St., Suite 7
City: Palo Alto
State: CA
ZIP: 94301
Country: USA
Phone: 650-325-7241
FAX: 650-325-5724
http://www.denalisoftware.com


More New Product News from this company:
Memory Controller and PHY IP supports LPDDR2 specification.
Memory Controller and PHY IP fully support DDR3 DIMMs.
Software verifies memory interfaces and ensures correctness.
SoC Platform provides PCIe interface to NAND Flash memory.
ECC Solution facilitates NAND Flash migration.
VIP Software accelerates SoC verification.
MLC NAND Flash Solutions facilitate SoC design.
IP Core supports PCIe specifications.
Software aids in electronics storage systems verification.

Other News from this company:
Momentum Grows with Introduction of DFI Specification Version 2.
Staccato Communications Selects Denali's Verification IP for Next-Generation WiMedia Products
AMD Licenses NAND Flash System Solution from Denali for Next-Generation Handset Processor Products
Sony Selects Denali PureSpec PCI Express Verification IP for SxS PRO Memory Card
Toshiba Delivers DFI-Compatible DDR PHY to Speed Custom SoC Memory System Designs
NetEffect Adopts Denali's PCI Express 2.0 and IO Virtualization
Denali Recognized by Cadence Design Systems for Excellence in Collaboration
Fujitsu and Denali Software Collaborate to Develop DFI Compatible DDR PHY Macro
Denali Software and Tokyo Electron Device Unveil New DFI Compatible DDR2 SDRAM PHY for Xilinx FPGA
Qimonda Selects Denali to Enable Rapid Deployment of Industry's First GDDR5 Memories
Denali and LeCroy Demonstrate Industry-Leading PCIe 2.0 Solutions at PCI-SIG Developers' Conference
BroadLight Continues 3rd Generation of PON System Deployment Success with Denali DDR Memory System Solution
Denali Announces Availability of PCI Express I/O Virtualization Solutions
Denali Presents Industry-Leading Design and Verification Solutions at DATE
Denali's Chief Technical Officer to Speak at the Fabless Semiconductor Association Event
DDR PHY Interface Specification Version 1.0 Released
Denali PCI Express Product Passes First PCI Express 1.1 Compliance Testing in USA
Denali Announces Comprehensive PCIe 2.0 Design and Verification IP Suite
Denali Opens Register Description Language, Announces SystemRDL
Denali Chosen by IBM to Deploy New Development Toolkits for Power Architecture(TM)



Click here for copyright permissions!
Copyright 2009 Thomas Publishing Company


 

Post a comment about this story

Name:
E-mail:
(your e-mail address will not be posted)
Comment title:
Comment:
 

ThomasNet News Advertisers


APS' Pre-Mixed & Frozen Syringes or Cartridges eliminate the need to weigh and mix reactive resin optic materials

Anti Fatigue Mats - www.durablecorp.com




Dean Pump - The Leader in High Temperature Industrial Process Pumps
Home  |  My ThomasNet News  |  Industry Market Trends  |  Submit Release  |  Advertise  |  Contact News  |  About Us
Brought to you by Thomasnet.com        Browse ThomasNet Directory

Copyright © 2009 Thomas Publishing Company
Terms of Use - Privacy Policy