|
|
Advertisement
|
|
Memory Controller offers DDR PHY interface support.
October 17, 2008 -
Providing configurable interface between AMBA® 3AXI(TM) protocol and LPDDR2 memory, ARM® PrimeCell® PL342 low-power DDR2 dynamic memory controller tunes memory interface for optimal efficiency, manages transaction through arbitration and scheduling, delivers QoS support, and minimizes latency in memory access to maximize SoC performance. Unit features energy-saving functions, including partial and full power-down as well as pre-charging of memories without affecting data flow.
(Archive News Story - Products mentioned in this Archive News Story may or may not be available from the manufacturer.) |
|
|
| |
| |
|
|
|
Newsletters |
Your Gateway to a Fast
Changing World
Product News Alerts |
 |
Receive similar stories and other customized
news to keep you in the know on the products shaping
industry. |
Subscribe Free Today
Subscribe View
Sample |
Industry
Market Trends
Has Got It |
- Latest developments
- Trends
- Best practices
- Opinions & Commentary
|
 |
Get Ahead.
Get IMT.
Subscribe Free Today
Subscribe View
Sample |
|
|
|
|
Arm Introduces LPDDR2 Memory Controller to Accelerate Chip Performance and Improve Energy Savings
Updated ARM DDR and DDR2 Memory Controllers Offer DDR PHY (DFI) Interface Support
CAMBRIDGE, England, October 7/-- ARM ((LSE: ARM); (Nasdaq: ARMH)) today announced the ARM(R) PrimeCell(R) low-power DDR2 (LPDDR2) dynamic memory controller (PL342), which provides a high-performance interface to LPDDR2 memory systems that provide more than twice the bandwidth of LPDDR memory systems and deliver significant power savings over standard DDR2 memory.
The PL342 memory controller complements ARM's existing broad range of memory controllers and Physical IP and will enable SoC designers to take full advantage of LPDDR2, particularly in applications such as mobile multimedia, networking and consumer applications, which require high bandwidth access and low power consumption, and have multiple bus masters which require access to shared memory. LPDDR2 memory is emerging as a compelling solution for next-generation mobile and embedded applications and ARM has been an active participant in the JEDEC committee defining the LPDDR2 standard.
The ARM PL342 dynamic memory controller offers a highly configurable interface between the AMBA(R) 3AXI(TM) protocol and LPDDR2 memory, tuning the memory interface to provide breakthrough efficiency, managing transactions through arbitration and scheduling, delivering quality of service (QoS) support, and minimizing latency in memory access to maximize system-on-chip (SoC) performance. Further, the PL342 memory controller features numerous energy-saving functions, including partial and full power-down and pre-charging of memories without affecting data flow.
The PL342 memory controller's modular design enables it to be adapted for use with many types of dynamic memory. Future releases will add support for additional memory types to provide optimal solutions for current and planned CPU and GPU cores.
ARM is a contributing member of the industry consortium defining the DFI (DDR PHY Interface) specification, and the PL342 memory controller will be an early adopter of the DFI 2.1 specification. The DFI compliant PHYs being developed by the ARM Physical IP division will enable ARM PrimeCell memory controllers to provide improved processor performance while simplifying design implementations.
The PL342 memory controller is one of a number of new additions to the ARM memory controller family, all of which will support DFI. Other new additions include:
- a new version of the popular PL340 DDR/LPDDR dynamic memory controller offering LPDDR-NVM support
- a new version of its PL341 DDR2 dynamic memory controller, featuring ECC (Error Correcting Code) support - a critical feature for automotive and networking applications.
"As LPDDR2 memory becomes more widely available, designers will be looking for new ways to bridge the performance gap between external memory and SoC processors, and take full advantage of advanced low-power memory systems. The ARM PL342 dynamic memory controller helps to maximize memory interface efficiency, minimize latency and ensure QoS, while minimizing energy consumption," said Keith Clarke, VP Fabric IP, ARM. "ARM is committed to continued innovation in interconnect and peripheral IP to deliver integrated, optimized solutions for SoC backplanes."
About ARM
ARM designs the technology that lies at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARM's comprehensive product offering includes 32-bit RISC microprocessors, graphics processors, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the company's broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. More information on ARM is available at http://www.arm.com.
ARM and AMBA are registered trademarks of ARM Limited. AXI is a trademark of ARM Limited. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries: ARM, Inc.; ARM KK; ARM Korea Ltd.; ARM Taiwan Limited; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Belgium N.V.; AXYS Design Automation Inc.; ARM Germany GmbH; ARM Embedded Technologies Pvt. Ltd.; and ARM Norway, AS.
Company Information:
Name: ARM Ltd.,
Address: 455 DeGuigne Ave.
City: Sunnyvale
State: CA
ZIP: 94085
Country: USA
Phone: 408-523-1200
FAX: 408-3288379
http://www.arm.com
|
|
|
|
|
 |
ThomasNet News Advertisers
|
|
|
del.icio.us
DIGG
Facebook
Reddit
StumbleUpon
Twitter
![[Get Copyright Permissions]](http://license.icopyright.net/images/icopy-w.gif){kind=small}
