Press Release
Release date: June 11, 2008
Synopsys Announces DesignWare IP for PCI Express with PCI-SIG I/O Virtualization Technology
New DesignWare IP Lowers Power, Reduces Cost and Increases Performance for Enterprise Computing Systems
MOUNTAIN VIEW, Calif., June 11 -- Synopsys, Inc. (NASDAQ:SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced the availability of DesignWare(R) IP for PCI Express with PCI-SIG(R) Single Root I/O Virtualization (SR-IOV) technology. The PCI-SIG I/O Virtualization (IOV) technology, which builds on the PCI Express (PCIe) protocol stack, reduces the system hardware requirements by enabling the simultaneous sharing of peripherals across multiple CPUs or operating systems. By supporting the PCI-SIG IOV technology, the new DesignWare IP allows resources to be allocated more easily and efficiently, thus lowering power, improving performance and reducing overall costs in blade servers, storage and networking applications used in enterprise computing systems.
"With the increased bandwidth demands in next-generation enterprise computing infrastructure applications, the PCI-SIG IOV technology can help reduce the cost and increase the performance of virtualized systems," said Al Yanes, PCI-SIG chairman and president. "As an active member of PCI-SIG, Synopsys continues to help designers quickly adopt the latest PCI Express specifications by providing IP that allows them to easily integrate the PCI-SIG SR-IOV technology in their chips."
Synopsys offers a complete DesignWare IP solution consisting of digital controllers, PHY and verification IP, all of which fully support the PCI-SIG SR-IOV 1.0 specification. As the leading provider of PCI Express IP, Synopsys collaborated with key companies developing products for enterprise computing to help ensure that the DesignWare IP for PCI Express with PCI-SIG SR-IOV technology contains the necessary features required to serve this market. The DesignWare IP operates at 2.5 GT/s or 5.0 GT/s per lane and is fully configurable. It supports multiple Physical Functions (PF) and Virtual Functions (VF) such as Alternative Routing ID Interpretation (ARI), Function Level Reset (FLR), and Address Translation Services (ATS), providing designers with the ability to select the optimal feature set required for their target design. In addition, the IP preserves the existing DesignWare IP for PCI Express application interface, allowing easy integration of SR-IOV technology into a system on a chip (SoC).
"After evaluating other vendors, Synopsys' high performance, low latency and low gate count DesignWare IP, combined with the SR-IOV technology, was the ideal solution for us," said Bruce Tolley, vice president of marketing at Solarflare. "Synopsys is well known in the industry for delivering high-quality IP, and we look forward to continuing our relationship with them to develop our next generation 10G Ethernet controllers for server adapters utilizing the SR-IOV technology."
"The enterprise computing market is driving the need for advanced functionality such as I/O virtualization in the PCI Express standard," said John Koeter, senior director of marketing for IP and Services at Synopsys. "Our new DesignWare IP for PCI Express with PCI-SIG SR-IOV technology implements the necessary features for this dynamic market and helps designers lower integration risk and meet their critical market windows."
Availability
The complete DesignWare IP for PCI Express solution with support for PCI-SIG SR-IOV is available immediately for early adopters, with general availability expected at the end of June. For more information, please visit: http://www.synopsys.com/pciexpress or visit Synopsys at booth number two at the PCI-SIG DevCon, http://www.pcisig.com/events/devcon_08.
About DesignWare IP
Synopsys offers a broad portfolio of high-quality, silicon-proven digital, mixed-signal and verification IP for system-on-chip designs. As the leading provider of connectivity IP, Synopsys delivers the industry's most complete solutions for widely used protocols such as USB, PCI Express, SATA, Ethernet and DDR. In addition to connectivity IP, Synopsys offers SystemC transaction level models to build virtual platforms for rapid, pre-silicon development of software. When combined with a robust IP development methodology, extensive investment in quality and comprehensive technical support, DesignWare IP enables designers to accelerate time-to-market and reduce integration risk. For more information on DesignWare IP, visit http://www.synopsys.com/designware
About Synopsys
Synopsys, Inc. (NASDAQ:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
Web site: http://www.synopsys.com/
Company Information:
Name: Synopsys, Inc.
Address: 700 E. Middlefield Rd.
City: Mountain View
State: CA
ZIP: 94043 4033
Country: USA
Phone: 650-584-5000
http://www.synopsys.com/
|
|
|
Advertisement
|
|
| Related Stories: | | Sep 5, 2008 | Processor Core is delivered as soft IP core in Verilog RTL. |
| Aug 22, 2008 | Development Kit helps build embedded processing systems. |
| Aug 20, 2008 | IP Cores add USB functionality to mobile device SoCs. |
| Aug 8, 2008 | GPS RF Tuner IP Core is optimized for size, functionality. |
| Jul 21, 2008 | HDMI® 1.3 PHY IP Core operates at up to 10.5 Gbps. |
| Jun 25, 2008 | Low Power Processing Cores suit portable/embedded MCU market. |
| Jun 18, 2008 | Real-Time Operating System enhances DSP architectures. |
| May 1, 2008 | Integrated SoC Devices consume low power at 1 GHz speed. |
| Apr 17, 2008 | Camera Processor IP Core enhances mobile devices. |
| Apr 16, 2008 | IP Core operates at 800 Mbps. |
| Apr 4, 2008 | IP Core supplies MPEG2 transport stream support. |
| Apr 4, 2008 | IP Core optimizes performance through multi-threading. |
| Mar 7, 2008 | Intellectual Property Core offers speeds to 150 Gbps. |
| Jan 14, 2008 | IP Core facilitates developmet of SATA storage solutions. |
| Jan 9, 2008 | Microprocessor Core Module features on-board mass storage. |
| Jan 8, 2008 | Board offers memory support for data intensive applications. |
| Dec 31, 2007 | CORDIC IP Core optimizes use of FPGA resources. |
| Dec 28, 2007 | FPGA-Based Network Timing Solution supports customization. |
| Dec 14, 2007 | FPGA Based Solution suits SPI-4.2 and SFI-4.1 interfaces. |
| Nov 2, 2007 | Imaging Solution suits digital cameras and camera phones. |
|
| More New Product News from this company: | | Aug 4, 2008 | Processor Cores are fully synthesizable for flexibility. |
| Jul 25, 2008 | Integrated Device facilitates SATA integration. |
| Jul 22, 2008 | System-Level Library features 80 transaction level models. |
| Jun 10, 2008 | ASIC Prototyping System features expandable architecture. |
| Jun 2, 2008 | EDA Software incorporates multi-threaded router. |
| May 1, 2008 | PHY IP promotes PCI Express interface integration. |
| Apr 21, 2008 | USB PHY IP enables interoperability with USB 2.0 products. |
| Apr 7, 2008 | Endpoint Digital Controller IP simplifies transition to PCIe. |
| Apr 3, 2008 | SoC Design Software identifies congested regions in a circuit. |
| Mar 3, 2008 | EDA Software has concurrent hierarchical design capability. |
| Feb 28, 2008 | Tool Suite facilitates low-power chip development. |
| Feb 11, 2008 | Digital Controller and PHY IP enable power efficient ICs. |
| Nov 6, 2007 | Software facilitates failure analysis for production ICs. |
| Sep 25, 2007 | Software speeds virtual platform development. |
| Jul 5, 2007 | Virtual Platform integrates software/hardware before prototyping. |
| Jun 21, 2007 | Software assists with SATA AHCI development. |
| Jun 12, 2007 | IP Core is PHY certified. |
| May 22, 2007 | Synthesizable IP accommodates AMBA 2 and 3 AXI protocols. |
| May 15, 2007 | Software offers analog/mixed-signal verification solution. |
|
| Other News from this company: | | Mar 12, 2008 |
Synopsys CFO Brian Beattie to Speak at Citi Small and Mid-Cap Conference
|
| Feb 27, 2008 |
Synopsys CEO Aart de Geus to Speak at the 2008 Morgan Stanley Technology Conference
|
| Feb 26, 2008 |
Synopsys and SMIC Deliver Enhanced 90-Nanometer Reference Flow to Reduce IC Design and Test Costs
|
| Feb 26, 2008 |
Synopsys Unveils Proteus Pipeline Technology, Delivering a New Level of Performance
|
| Feb 21, 2008 |
Synopsys Experts on the Road IP Seminar and Keynote Luncheon with Jeff Ravencraft, President of the USB-IF
|
| Feb 14, 2008 |
Radiospire Standardizes on Synopsys VCS and VMM Methodology for Next- Generation AirHook Chipset Designs
|
| Feb 13, 2008 |
Synopsys CFO Brian Beattie to Speak at D.A. Davidson Electronic Systems Design Conference
|
| Jan 22, 2008 |
Synopsys and Acceleware Deliver Hardware Accelerated Solution for Design of Optoelectronic Devices
|
| Jan 21, 2008 |
Magma, Mentor Graphics and Synopsys Deliver Unified Power Format-Based Products
|
| Jan 21, 2008 |
Synopsys IC Compiler Successfully Employed by Matsushita for First 45-nm SoC Design Tapeout
|
| Jan 02, 2008 |
Synopsys CEO Aart de Geus to Speak at the Needham Growth Conference January 8, 2008
|
| Nov 07, 2007 |
Synopsys and UMC Deliver 65-Nanometer Reference Flow
|
| Oct 02, 2007 |
Synopsys Acquires Sandwork Design
|
| Sep 27, 2007 |
Global Unichip Adopts Synopsys Test Solution to Achieve Higher SoC Test Quality
|
| Sep 26, 2007 |
Synopsys Recognizes Engineers' Technical Excellence with Best Paper Awards at SNUG Boston Conference
|
| Sep 04, 2007 |
eRide Converts to Synopsys Design Compiler Ultra for Next-Generation GPS Chips
|
| Aug 29, 2007 |
Synopsys and SMIC Jointly Address China Mobile TV Market with Low Power Design Solution
|
| Aug 29, 2007 |
Synopsys Senior Vice President to Speak at the 2007 Citi Global Technology Conference
|
| Jul 30, 2007 |
Synopsys Completes Acquisition of MOSAID Semiconductor IP Assets
|
| Jul 16, 2007 |
Synopsys Agrees to Acquire MOSAID Semiconductor IP Assets
|
|
|
|
![[Get Copyright Permissions]](http://license.icopyright.net/images/icopy-w.gif){kind=small}
