ThomasNet News Logo
Sign Up | Log In | ThomasNet Home | Promote Your Business

New White Paper Reveals Shrinking Eye Diagrams and Signal Integrity Problems on High-Speed Buses - Bandwidth Tests Often Detect Degraded Performance on DDR, PCI Express, Intel QPI, USB, and Other High-Speed Buses

Print | 
Email |  Comment   Share  

(Archive News Story - Products mentioned in this Archive News Story may or may not be available from the manufacturer.)

Asset InterTech Inc.
2201 N. Central Expy Ste. 105
Richardson, TX, 75080
USA



Press release date: November 27, 2012

Richardson, TX - A new white paper from ASSET® InterTech (www.asset-intertech.com), the leading supplier of tools for embedded instrumentation, points out how increasing bus speeds on circuit boards could create havoc for signal integrity on those buses, in turn degrading the bus' throughput performance. Each new generation of a high-speed bus typically runs at a higher signal frequency, but this decreases the margin for error on the bus, making it more sensitive to disruptions from jitter, inter-symbol interference (ISI), crosstalk and other factors.

To avoid potential problems on high-speed buses like DDR3, PCI Express, Intel® QPI, Serial ATA, USB and others, bus performance must be validated during each phase of a system's life cycle, including design/development, manufacturing and as an installed system in the field. Unfortunately, effectively and economically validating the signal integrity on a high-speed bus has become more difficult as the limitations of legacy probe-based test equipment such as oscilloscopes have become more obvious in recent years. Now though, non-intrusive software-driven test methods based on embedded instrumentation are providing alternative validation solutions that are more cost-effective and deliver observed signal integrity data.

The white paper, titled "Bandwidth tests reveal shrinking eye diagrams and signal integrity problems," can be downloaded from ASSET's web site at http://www.asset-intertech.com/Products/High-Speed-I-O-Validation/HSIO-Software/e-Book-Shrinking-Eye-Diagram

Go to this page to view the many resources in ASSET's News Room, including a variety of other tutorials and white papers: http://www.asset-intertech.com/News

About ASSET InterTech

ASSET InterTech is the leading supplier of tools for embedded instrumentation for design validation, test and debug. The ScanWorks® platform for embedded instruments provides automation, access and analysis tools in one environment. Users can quickly and easily validate and test semiconductors, circuit boards or entire systems during every phase of a product's life, including design, manufacturing/repair and field maintenance. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080.

For product information, call 888-694-6250, fax 972-437-2826, e-mail ai-info@asset-intertech.com or visit www.asset-intertech.com

Follow us on:
LinkedIn: http://www.linkedin.com/company/72397?trk=tyah
Twitter: https://twitter.com/ASSETInterTech
You Tube: http://www.youtube.com/ASSETInterTech
Our blog - Test Data Out: http://blog.asset-intertech.com/

Print | 
Email |  Comment   Share  
Contacts: View detailed contact information.


 

Post a comment about this story

Name:
E-mail:
(your e-mail address will not be posted)
Comment title:
Comment:
To submit comment, enter the security code shown below and press 'Post Comment'.
 



 See related product stories
More .....
 See more product news in:
Software
 More New Product News from this company:
Software Tools accelerate µC/OS - II code debugging.
Software Debugger accelerates ARM System Trace Macrocell.
Debugging Software fixes code running on ARM cores.
Software Debugger supports microarchitecture with RTIT.
Debugging Tools target ARM code in TI KeyStone II architecture.
More ....
| Featured Manufacturing Jobs
 Other News from this company:
ASSET and SoftIron Collaborate on Rapid Debugging for 64-bit ARM-Based Enterprise Servers using AppliedMicro's X-Gene Technology
Board Test and Debug Security via JTAG, IJTAG is Explored in New eBook
ASSET and Synopsys Collaborate on Proof-of-Concept Demonstrating an IEEE P1687 IJTAG Tools Flow
System Marginality Validation Explained in New eBook By ASSET InterTech
New eBook Explains Faster Parallel Programming of Memories via JTAG on Manufacturing Lines
More ....
 Tools for you
Watch Company 
View Company Profile
Company web site
More news from this company
E-mail this story to a friend
Save Story
Search for suppliers of
Testing Software
Debugging Software
Data Analysis Software
Instrumentation Software
Join the forum discussion at:
Engineers Lounge


Home  |  My ThomasNet News®  |  Industry Market Trends®  |  Submit Release  |  Advertise  |  Contact News  |  About Us
Brought to you by Thomasnet.com        Browse ThomasNet Directory

Copyright © 2014 Thomas Publishing Company. All Rights Reserved.
Terms of Use - Privacy Policy



Error close

Please enter a valid email address